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ABSTRACT
A Shuttle bit rate synchronizer brassboard unit has been
designed, fabricated, and tested that meets or exceeds the
contractual specifications. The bit rate synchronizer oper-
ates at signal-to-noise ratios (in a bit rate bandwidth) down
to -5 dB while exhibiting less than 0.6 dB bit error rate
degradation. The mean acquisition time has been measured to
be less than 2 seconds. The synchronizer is designed around
a digital data transition tracking loop whose phase and data
detectors are integrate-and-dump filters matched to the
Manchester encoded bits specified. It meets the reliability
(no adjustments or tweaking) and versatility (multiple bit
rates) of the Shuttle S-band communication system through an
implementation which is all digital after the initial stage
of analog AGC and A/D conversion.
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1. INTRODUCTION
This final report summarizes the design, development, and test of a bit rate
synchronizer brassboard model for the Shuttle program. The unit is designed for
repackaging with minimum effort into a flight model for use in the uplink on-board
portion of the Shuttle communications and tracking system as shown in Figure 1-1.
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Figure 1-1. Bit Synchronizer Interface with Shuttle
The bit synchronizer brassboard unit is shown in Figure 1-2. The performance
requirements and the measured results are summarized in Table 1-1. The test set
used to establish performance is shown in Figure 1-3. Each is packaged in a standard
19-inch rackmount type drawer for testina and evaluation convenience in the laboratory.
Figure 1-2.
Shuttle Bit Synchronizer
Brassboard Model
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Table 1-1. Requirements vs Measured Performance
Parameter Requirement Measured
Symbol rate 216K bits per second Verified
Symbol waveform Biphase-L (Manchester) Verified
Threshold SNR (Eb/No) -5 dB -7 dB
Video bandwidth Ten times bit rate Verified
Channel characteristic White, Gaussian Verified
Input dynamic range 20 dB Verified
Transition density (MHz) 10% to 90% Verified
Rate uncertainty 500 ppm 1000 ppm
Input jitter 0.01%, 1 Hz to 0.1 x bit Verified
rate
Input baseline variation 1%, dc to 0.01 x bit rate Verified
Output jitter 1% 0.9%
Detection degradation 0.8 dB max (0.5 dB goal) 0.6 dB
Acquisition time 10 sec max 2 sec
Figure 1-3. Bit Synchronizer Test Set
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The primary objective of the program has been fully realized with the design
and implementation of a symbol synchronizer which acquires and detects coded Man-
chester symbols at 216K samples per second, with hard-decision bit error rate degrada
tion of typically 0.6 dB from theoretical, at signal-to-noise ratios in the bit rate
bandwidth (Eb/No) as low as -7 dB. The design is readily adapted to flight applica-
tions, as it is largely digital and features a high proportion of low power MSI CMOS
logic. The soft-decision data output (with switch-selectable format, quantization,
and thresholds) has been tested with a TRW-built convolutional decoder (rate 1/3,
K = 7). An overall synchronizer-decoder coding gain of 4.2 dB (0.7 dB from theoret-
ical) has been demonstrated. Figure 1-4 (discussed in Section 4.3.8)summarizes this
significant result.
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Figure 1-4. Bit Error Rate Performance of Combined
Bit Synchronizer-Convolutional Decoder
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The capability of this bit synchronizer represents a new benchmark of perform-
ance for units operating in this range of SNR's, bit rates, and frequency uncertainties.
The application of modern digital processing technology is the key to these achieve-
ments. After analog AGC, the signal is sampled and quantized by an A/D converter;
all subsequent processing occurs as digital computations. Traditionally, bit synch-
ronizers have been designed for uncoded systems and have operated at reasonably high
SNR's, e.g., 7 dB or higher. Even these conventional units require great care in
design and packaging in order to achieve near-optimum performance, because analog
components suffer from inaccuracies, drift, offsets, leakage, and nonlinearities
which vary as a function of SNR, input level, supply voltage, and temperature.
Further, operation over wide ranges of data rates requires programmed switching of
numerous components, which is both cumbersome and susceptible to the introduction of
errors. The all digital technique affords parameter stability, accuracy, and pro-
grammability. The freedom from analog inaccuracies permits detection at extremely
negative SNR's unachievable with practical analog circuits. A high degree of pro-
ducibility, with freedom from tweaking and trimming, is also a feature of digital
processing hardware.
Synchronization at highly negative SNR's demands accurate estimation of the
timing of the received symbols. The minimal processing errors realized with digital
techniques are a primary key to successful low SNR operation. Additionally, it is
desirable to optimize phase detection and sync-indication algorithms to permit use
of maximally wide bandwidths which minimize acquisition time. The synchronizer
described in this report features a unique new Manchester transition tracking loop
(MTTL), developed from fundamental properties of the Manchester signal. The prin-
ciples applied are analogous to those of the classical data transition tracking loop
(DTTL) originally reported by Dr. Lindsey. The generic MTTL process provides the
most efficient phase detection SNR of any sync process identified to date and includes
optimization of processing of both midsymbol and potential between-symbol transitions.
A further sophistication of the synchronizer brassboard is the application of a
separate phase detection algorithm optimized for acquisition; the programmed
acquisition-to-track handover sequence includes automatic loop bandwidth switching.
Once again, the benefits of digital signal processing are manifested in minimization
of stochastic transients in this switching.
The contents of the report include a detailed functional description of each
module of the delivered unit and a rationale for the selected approach. A physical
description is also included as well as a discussion of the results of the extensive
testing performed. This testing established that the contractual performance
requirements were met or exceeded.
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Additional documents applicable to the work performed under this contract are
as follows:
* "Test Set, Shuttle Bit Rate Synchronizer Brassboard,"
TRW No. 7333.3-354.
* "Shuttle Bit Rate Synchronizer Brassboard Design and Analysis,"
TRW No. 7333.3-355.
* "Shuttle Bit Rate Synchronizer Operating Manual,"
TRW No. 7333.3-356.
* "Acceptance Test, Shuttle Bit Rate Synchronizer Brassboard,"
TRW No. 7333.3-357.
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2. FUNCTIONAL DESCRIPTION
The Shuttle bit rate synchronizer has two basic modes of operation: the signal
or sync acquisition mode and the synchronous or tracking mode. Each mode has funda-
mental physical restrictions and characteristics, and the best overall performance
is achieved when these two modes of operation are independently processed. The per-
formance measures used in the design include acquisition performance (sync acquisition
range and acquisition time) and tracking performance (rms bit sync jitter, bit slip-
page rate, and bit error probability degradation). The functional elements of the
synchronizer considered include phase detector characteristics, lock detector
characteristics, and ambiguity resolution circuits, while the basic synchronizer
parameters include loop damping, loop bandwidth, and implementation approach.
Figure 2-1 shows a simplified block diagram of the bit synchronizer. The A/D
converter samples the incoming signal plus noise 32 times during each bit interval.
Subsequent to the A/D converter, all functions are digitally implemented. The top
channel is a matched filter for Manchester encoded input from which soft decision
outputs are provided to the convolutional decoder. The soft decision can be con-
trolled to provide 3, 4, or 5 bits, quantized with variable step sizes in the scaler.
The remaining portion of Figure 2-1 provides for clock recovery with the DTTL phase
detector used to extract the transition energy. The data transition detector uses
the output of the data channel to remove the data ambiguity. The digital loop filter
and digital VCO complete the phase-locked loop which develops a "clean" reference
clock for data detection.
A block diagram of the brassboard synchronizer is shown in Figure 2-2. The
synchronizer is broken down into four major functional units: the front end, the
clock recovery channel, the data recovery channel, and the lock detector. This
design, which is almost entirely digital, has evolved from consideration of the
following three important constraints:
* The input signal to the synchronizer is Manchester encoded data
* The bit synchronizer performance is to be maintained within 0.5 dB
from theoretical for val!ues of the signal-to-noise ratio,
Eb/N o , of -5 dB to +10 dB, with a bit rate uncertainty of 0.05%.
* The output is to be compatible with a Viterbi decoder interface to
assure meeting overall detection performance requirements.
A key feature of our design is the digital transition tracking clock recovery
loop (DTTL) based upon the DTTL principle originally identified by Dr. Lindsey in
1966. At -5 dB Eb/No, this is the most critical element in obtaining near ideal bit
error rate performance and rapid acquisition. This unique Manchester-DTTL phase
detector extracts timing information both from the between-symbol transitions in
essentially the classical manner, and from the mid-symbol transitions which are
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Figure 2-1. Simplified Bit Synchronizer Block Diagram
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Figure 2-2. Brassboard Synchronizer Block Diagram
corrected for data polarity. The clock recovery loop is essentially a second order
phase-locked loop with an all digital implementation.
The front end provides AGC and A/D conversion to normalize the soft decision
output against input amplitude variations and to minimize quantization noise
produced by the A/D conversion process.
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The data recovery channel has two functions: (1) the data detector performs
a matched filter operation on the incoming Manchester data and outputs a 9-bit soft
decision on each data bit and (2) the output data quantizer provides variable thres-
hold quantization of the soft decision output for NASA's test and optimization of
the bit synchronizer - Viterbi decoder performance.
The loop detector has two functions: (1) it establishes that the clock recovery
loop has regenerated a clock at the bit rate that is in synchronism with the incoming
Manchester data, and (2) corrects the one-half bit period phase ambiguity which Man-
chester data permits.
The following subsections describe the detailed operation of each block shown
in Figure 2-2 and show how the transition from the acquisition mode to the tracking
mode is achieved.
2.1 INPUT DATA CONDITIONING AND AGC
The input signal into the bit synchronizer is characterized in the statement of
work as follows:
* Bandwidth B of 10 times the bit rate (BT = 10), with a 6-pole rolloff
* Operating Eb/No range of -5 to +10 dB in the bit rate bandwidth
* Nominal input level of 2.8 volts p-p and overall dynamic range of
0.5 to 5.0 volts p-p
* +100% differential baseline variation
* 600 ohm, balanced ac coupled input
* Maximum fault input voltage of +32 volts dc.
Two important factors were considered in the processing of this input signal:
performance is to be maintained within 0.5 dB of theoretical and the bit synchronizer
must be compatible with the Viterbi decoder to assure meeting overall detection
performance requirements. These requirements necessitate input data conditioning
and AGC of the bit synchronizer input signal before it is A/D converted, as shown in
Figure 2-3.
A protection circuit and ac coupling provide overvoltage fault isolation and
remove dc baseline voltage variations which would otherwise disturb the operation of
the AGC and cause clipping of the signal at the A/D input.
The AGC technique implemented is control of the mean value of the rectified
signal-plus-noise in the input bandwidth (10 times the bit rate). The output voltage
of the AGC amplifier is half-wave rectified (absolute value), compared to a reference
voltage, and lowpass filtered in a 100 Hz bandwidth to produce a control signal for
the amplifier. This mechanization produces an output voltage controlled to within
+0.1 dB over a 30 dB input signal dynamic range (0.2 to 7 volts peak-to-peak).
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Figure 2-3. Input Data Conditioner and AGC
The reference voltage is adjusted to produce an AGC input signal-plus-noise level
of 284 mV rms for an input SNR of -15 dB in the 10 BR bandwidth (or -5 dB in the bit
rate bandwidth). This setting minimizes the quantization noise produced by the 4-bit
A/D at the design threshold SNR of -5 dB.
Figure 2-4 shows the normalized variation in the input mean signal level into the
A/D. Note that the increase of mean signal level over the assumed operating SNR
range is approximately 4.1 to 1.
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Figure 2-4. Normalized Output Signal Level Variations
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2.2 ANALOG-TO-DIGITAL CONVERTER
The bit synchronizer A/D is a 4-bit converter with a transfer function as shown
in Figure 2-5. The rationale for this choice is as follows. The first consideration
in establishing the A/D coding and scaling is the influence of the choice of quanti-
zation symmetry. Figure 2-6 depicts two possible cases. Since the goal of the synch-
ronizer is to detect the data polarity, a slicing level at zero is desired to extract
signal polarity even for samples of amplitude below q (the quantization interval
size). Next, a digital output code set must be assigned to represent each quantiza-
tion level. A rounded 2's complement number system which generates a symmetrical
output from the A/D was chosen as shown in Table 2-1. A drawback of this number
scheme is that the A/D word size is increased by 1 bit; however, it should be noted
that, in accumulating any even number of words from this set (as is always the case
in the bit synchronizer), the least significant bit of the sum will be zero. Thus,
this extra bit will not propagate through the entire unit.
1.1111 - 15/16
1.1101 I 13/16
1.1011 11/16
1.1001 9/16
1.0111 7/16
Z
1.0101 5/16 O
2 1.0011 3/16
1.0001 1/16
0.1111 - -1/16
0.1101 3/16
-- - 4-BIT A/D --
0.1011 ANALOG QUANTIZATION -5/16
, 1 SYMMETRY = EVEN -7
0.1001 ROUNDED TWO'S
COMPLEMENT CODING
0.0111 -9/16
- * q=1/8
0.0101 0 -11/16
0.0011 - -13/16
0.0001 I-15/16
-1 1 1 0 1 1 +1
8-8
NORMALIZED ANALOG INPUT VOLTAGE
(ACTUAL FULL SCALE INPUT = 000 MV)
Figure 2-5. A/D Converter Transfer Function
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Figure 2-6. A/D Quantization Symmetry
Table 2-1. 4-Bit A/D Converter
Input Output
Actual (mV) Normalized 0 -1 -2 -3  -4  Arithmetic
2 2 2 2 2 Value
800 1
0. 1 1 1 1 15/16
700 7/8
0. 1 1 0 1 13/16
600 6/8
O. 1 0 1 1 11/16
500 5/8
0. 1 0 0 1 9/16
400 4/8
0. 0 1 1 1 7/16
300 3/8
0. 0 1 0 1 5/16
200 2/8
0. 0 0 1 1 3/16
100 1/8
0. 0 0 0 1 1/16
0 0
1. 1 1 1 1 -1/16
-100 -1/8 -- - - -
1. 1 1 0 1 -3/16
-200 -2/8 ------
1. 1 0 1 1 -5/16
-300 -3/8 - - - - -
1. 1 0 0 1 -7/16
-400 -4/8------
1. O 1 1 1 -9/16
-500 -5/8 -----
1. O 1 0 1 -11/16
-600 -6/8------
1. O 0 1 1 -13/16
-700 -7/8-----
1. 0 0 0 1 -15/16
-800 -2
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A normalized full scale analog range of +1 is taken as the maximum A/D input for
convenience. The output coding is chosen as representing the range -1 to +1, which
is a direct unity gain mapping of the normalized analog inputs. This conversion
gives the most significant bit, the sign bit, a weight 20. The remaining bits are
weighted 2-1, 2- 2 , 2- 3, and 2- 4 .
The sampling rates are as follows. At the 216 (+0.05%) Kbps input data rate,
the A/D converter sampling rate is 6.912 MHz; at the 72 kbps input bit rate, the
sampling rate is reduced by 1/3 to 2.304 MHz. In either case, these sampling rates
produce 32 samples per bit at the nominal input data rates. Adequate data detection
performance is available with only 16 samples/bit; however, 32 samples per bit was
selected to minimize synchronization timing error produced by the clock recovery loop.
2.3 DATA DETECTION
The data detector is a digital implementation of an ideal matched filter matched
to the unfiltered Manchester pulse shape. The analog Manchester bit detector is shown
in Figure 2-7 for reference. The incoming data bits are correlated against a stored
replica of a Manchester pulse and integrated over the bit period. The output of the
integrator at time T is the soft decision bit statistic with mean +A, depending upon
the polarity of the incoming Manchester bit, and a variation about the mean with
Gaussian amplitude statistics.
SOFT DECISION VARIABLE
X T dt
0 1, O HARD DECISION ON
A FULL BIT TIME
0
T/2 T
Figure 2-7. Analog Manchester Bit Detector
The digital implementation of the above matched filtering operation is shown
conceptually in Figure 2-8. The input data samples (32 per Manchester data bit) from
the A/D converter are scaled by 1/32, and a sum over 16 samples is formed and stored
1.0 HARD
DECISIONON THE FULL
INPUT FROM AGC STR T RA E BIT TIME
REGISTER REGISTER REGISTER SOFT
A B C I DECISION
VARIABLE
STORE AT RATE BR
SIGN BIT
I --- 1,0 HARD DECISION
0- O- OVER 1/2 THE
- -- - MANCHESTER BIT
Figure 2-8. Digital Data Detector
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in register A. The next group of 16 input samples is then summed and stored in
register A just after the contents of register A are transferred to register B. Then
the contents of register A are subtracted from register B and stored in register C.
This sequence of operation is continually repeated at twice the bit rate (1/2 T).
There are a number of important aspects of this mechanization which require
further discussion. First, the sum computed over 16 samples and saved in register A
corresponds to performing the analog correlation over one-half a bit period. Second,
by subtracting the sum of the second half of the bit period from the sum of the first
half of the bit period, the values stored in register C correspond to the correlation
of the incoming bits with a stored Manchester pulse shape. Third, the values appear-
ing at the input to register C alternate between two assumed time origins (phases)
offset by one-half the bit period T. The ambiguity resolver (discussed in Section 2.6)
decides which of the two clock phases properly frames the incoming bits and stores
them into register C at the bit rate. Fourth, the scaling of the A/D converter inputs
provides unity gain for the data; i.e., the mean value of the detected Manchester data
samples produced by the A/D converter. Fifth, hard decision detection of the Man-
chester bits is performed by retaining only the sign (most significant) bit of the
9-bit soft decision variable contained in register C. This corresponds to the greater-
than/less-than decision in the analog implementation. Finally, a hard decision
variable is produced over each half Manchester bit from the contents of register A.
This is shown as a dotted block in Figure 2-8. This decision variable, although not
required for Manchester data detection, is used in the data transition detector of
the clock recovery loop. This corresponds to treating the synchronizer input data
stream as twice the bit rate NRZ data and producing a hard decision output on each
half bit of the input Manchester waveform.
2.4 CLOCK RECOVERY - THE DTTL
Clock recovery is achieved by means of a digital transition tracking loop as
shown in Figure 2-9. The loop contains a phase detector, a data transition detector,
a second-order-loop filter, a numerically controlled oscillator, and associated
timing logic. The sum of the input signal-plus-noise is passed through the upper
and lower branches which are triggered by the timing generator according to a
digitally filtered version of the error signal formed from the product of the branch
outputs. Furthermore, the timing between the two branches is held at a fixed phase
relationship. Basically, the data transition detector (in-phase branch) monitors
the polarity of the actual transitions of the input data, and the phase detector
(quadrature branch) obtains a measure of the lack of time synchronization between the
reconstructed bit rate clock produced by the numberially controlled oscillator and
the actual incoming data rate. The operation of each of the major elements is now
described.
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Figure 2-9. Clock Recovery - DTTL Loop
Figure 2-10, in conjunction with 2-9, shows how an estimate of bit sync timing
error is produced from a noise-free input signal in an analog implementation (proces-
sing delays have been neglected in this diagram). The timing logic opens a window
of width 0T (0 < 1/2) (waveform 2) about the assumed data transition point and an
integration is performed across this window to produce an error voltage as shown in
waveform 3. Note that the mid-bit error voltage sign is the same as the direction
of the actual data transition shown in waveform 1. The data transition logic detects
MANCHESTER BIT
I I
XT
(2) - -- WINDOW OPEN =o T
SoT I CENTER OF WINDOW OFFSET
BY XT FROM DATA
+2A
(3) ERROR VOLTAGE
2A-2AX
-2A 0
0 +1
(4) - DATA TRANSITION DETECTOR OUTPUT (I )
2AX 2AX 2AX
(5) t t t PHASE DETECTOR OUTPUT WAVEFORM
Figure 2-10. Bit Timing Error Estimation
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the data transition direction or the absence of such a transition and assigns the
value -1, +1, or 0, respectively. This output is shown in waveform 4. The phase
detector output waveform 5 is obtained by multiplying the error voltage waveform 3
by the data transition detector waveform 4. In the digital bit synchronizer imple-
mentation, the integrations are realized by accumulating samples of the input wave-
form.
Three key observations can be made from waveform 5. First, the phase detector
output error voltage is positive for a positive timing offset XT. Second, for no
timing offset (X = 0), the phase detector error voltage is zero. Finally, an error
voltage is produced only where there is a transition in the incoming data. For Man-
chester data there is always a transition in the mid-bit position; for the between
bit position, it only occurs with a probability PT = 1 - 2pq (p and q are the prob-
ability of a "1" and "0", respectively, in the NRZ data before it is encoded into the
Manchester format; thus 2 pq is the NRZ data transition density). In the absence of
noise, the normalized phase detector output characteristic g(X) is shown in Figure 2-11.
Note that a stable lock point exists every half bit period, and the slope of the
error voltage increases as the transition probability 2pq in the NRZ data decreases.
MID-SYMBOL - G (N)
BETWEEN-SYMBOLS 
- - G2 ()E E /h}9(A) = K G (A) G1 () + G2(X)
to(2-2 PQ)
-to / /r *
--- 0(1-2PQ) -
-1/2 1/2 -'2 2
/ -1/4 0/2 1/4 1/2 3/4
- -50(1-2PQ
-UO (2-2PQ)
Figure 2-11. Twice Bit Rate NRZ Phase Detector Characteristics (Noise Free)
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In the presence of noise, the particular implementation of the data transition
detection algorithm influences the shape of the phase detector characteristic. In
the brassboard synchronizer,'two distinctly different data transition detector algo-
rithms have been implemented (one for acquisition and one for tracking). The acqui-
sition data transition detector treats the incoming Manchester data as though it
were NRZ data at twice the bit rate. It makes a hard decision ("1" or "O0") on each
half bit as described in Section 2.3. The transition detector then examines two
adjacent decisions ak-l' ak about the window and forms the transition detector out-
put Ik as follows:
If ak = ak-l' then Ik = 0
If ak = 1, ak-l = 0, then Ik = +1
If ak = 0, ak- l = 1, then Ik = -1
Figure 2-12 shows the normalized error voltage for the 2BR NRZ phase detector
versus timing offset X as a function of SNR.
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-0.20
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Figure 2-12. Twice Bit Rate NRZ Phase Detector Characteristics
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In the tracking mode, the data transition detector is reconfigured to optimally
detect the data transitions after the timing ambiguity is resolved. In this mode of
operation, the mid-bit transition is determined from the decision on the complete
Manchester bit since it always contains a transition. Defining bk as the hard deci-
sion output of the bit detection described in Section 2.3, the mid-bit data transition
detector output is obtained as follows:
If bk = 1, then Ik = -l
If bk = 0, then Ik = +1
The between-bit transition detector output (defined as Ik) is obtained by com-
paring adjacent mid-bit decisions as follows:
If bk / bk+l1 then Ik = 0
If bk = +1, bk+l = +1, then Iq = -1
If bk = -1, bk+l = -1, then Ik = +1.
Figure 2-13 shows an experimental error voltage plot for the Manchester phase
detector versus timing offset X as a function of SNR. Note that this phase detector
characteristic has false lock points at various phases between the stable lock points
depending upon transition density and thus cannot be used in the acquisition mode.
In the digital implementation of the phase detector, a post detection integration
(summer) has been included which averages the mid-bit and between bit outputs over
NI observations (NI = 16 in the brassboard). The purpose of this integration is to
reduce the noise variance associated with the phase detector output to minimize
clipping which can occur in the loop filter.
The next component of the clock recovery loop is the second-order-loop filter,
which requires the summing of two scaled terms, proportional plus integral, from the
phase error signal. Figure 2-14 shows how the brassboard loop filter is implemented.
The upper arm is the proportional term. Since the scaler L can be negative, saturation
logic is included to ensure that the term E • 2-L remains in the range -1 to +1. The
lower arm is a digital integrator with saturation logic to keep it from overflowing.
Since the control word F is an estimate of the static frequency offset of the incom-
ing data (specification +108 Hz maximum), and since the NCO can deviate 1688 Hz for
a full scale input, the pre-integrator scaling of 23 and post-integrator scaling of
2-3 ensure that F can never represent a frequency offset of more than 211 Hz. Finally,
P and F are summed to produce the loop filter output. Here, again, saturation logic
s employed to ensure that -1 < C < +1.
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The numerically controlled oscillator (NCO) (Figure 2-15) functions in a manner
analogous to an analog VCO. It operates using a variable modulus division of a
256 Fs oscillator (= 55 MHz) where Fs is the bit rate. The average output data rate
is matched to the input data rate by altering the division ratio of 256 by 0 or +1
count at an appropriate rate determined by the accumulated error signal in the 12-stage
accumulator. (The maximum rate is twice per bit.) Phase error is accumulated in the
12-stage accumulator. The function of this accumulator is analogous to the integrator
CRYSTAL
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CONTROL -
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Figure 2-15. Numerically Controlled Oscillator
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in a normal VCO. In the digital mechanization, the output frequency is only allowed
to change after enough phase error has been accumulated and thus discretizes its
operation. When a carry or borrow is generated to create a frequency change, the
amount of phase error corresponding to the frequency change is added or subtracted
from the accumulator. The frequency range of the NCO is thus +(2/256) * Fs = +1688 Hz.
The clock recovery loop bandwidth and damping are established by the values of
the selectable loop filter scalers (I, L).
2.5 SYNC DETECTOR
Sync detection is accomplished inthe brassboard synchronizer by monitoring the
average correlation function of the signal plus noise as a function of the synchroni-
zation error and using this voltage to drive a threshold/decision making circuit.
The successful operation of the sync detector for bit synchronization relies on pro-
ducing in each bit interval a signal which, when averaged over many bit intervals, is
maximum when the synchronizer is perfectly in lock (i.e., zero sync error) and equally
less than the maximum for positive and negative sync errors of the same magnitude.
Accumulation of this error signal, as a function of the sync error, over many bit
intervals and comparison with a predetermined threshold provides an indication of the
bit sync loop's state. The threshold is chosen based upon system requirements and on
the false alarm probability (the probability of deciding the loop is out of lock when,
in fact, it is in lock) and the false dismissal probability (the probability of decid-
ing that the loop is in lock when, in fact, it is out of lock).
The sync detector for Manchester coded data is illustrated functionally in Fig-
ure 2-16. In the absence of noise, the sync detector error characteristic (a plot of
the average output vs normalized symbol sync error) has a maximum at zero symbol sync
error and decreases linearly with an increasing symbol sync error magnitude. The
normalized error curve is shown in Figure 2-17. The unnormalized amplitude is a
function of SNR due to the fact that the correlation voltage is a function of the
signal level produced by the AGC. Furthermore, the sync detector error characteristic
is both symmetric and periodic with a period equal to one-half of the symbol interval T.
We note several key points regarding the interpretation of the functional
diagram shown in Figure 2-16. First, k is an integer, taking on values 0, +1,
+2, ..., which corresponds to particular bit intervals that are being processed by
the sync detector matched filters. The timing which sets the integration for the
integrate and discharge circuits is obtained from the timing generator used to oper-
ate the phase detector. Processing of the voltages to determine sync is accomplished
with two matched filters, one that is matched to the mid-bit transitions, and one
that is matched to the between-bit transitions. Since time can slip by 1/2 bit period,
the role of the arm processing can reverse.
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Performance of the sync detector, in terms of the probability of false acquisi-
tion PFA; i.e., the probability of deciding the loop is in lock when, in fact, it is
out of lock, and the false dismissal probability PF; i.e., the probability of deciding
that the loop is out of lock when, in fact, it is in lock, depends on the statistics
of the random variable
L
a n ea
9= 1
and the comparison of this random variable with a threshold Ts such that
ea > Ts =in sync
ea < Ts =:not in sync
Figure 2-18 illustrates the probability of false dismissal at Eb/No = -5 dB ver-
sus n = log2L for a transition probability of 2 pq = 0.5 when the threshold Ts is
adjusted such that the probability of false dismissal of lock equals the probability
of false acquisition. Here L = 2n represents the number of symbols of integration
required to give a particular PF = PFA' Table 2-2 shows the normalized threshold
setting Ts versus Eb/No for 2 pq = 0.5. These values of Ts can be adjusted for
transition density by multiplying by the factor (1 + 0.5)/(1 + 2 pq).
Table 2-2. Normalized Threshold Settings for
Various Values of Eb/No (2pq = 0.5)
ST/N0  TS/2A
-5 0.143
-3 0.170
-1 0.198
+1 0.211
+3 0.238
+5 0.247
+7 0.249
The threshold is set for Eb/No = -5 dB. The pdf's of interest for this condition
are shown in Figure 2-19. As Eb/No increases, the probability of false dismissal
remains approximately the same since oa is approximately constant (-5 to +10 dB), but
the probability of false acquisition PFA decreases because the mean of the pdf
increases due to the AGC action.
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Although a value of L equal to 213 would be adequate in terms of PF and PFA'
L has been conservatively selected to be 214, thus making PF and PFA << 10 . It
should be noted that this error rate corresponds to an average of one false dis-
missal every 2.1 x 105 hours.
2.6 AMBIGUITY RESOLUTION FOR MANCHESTER DATA
As already observed, the phase detector characteristic used for acquisition has
two stable lock points in the interval (+0, T). The points at 0 (and T) correspond
to desirable lock points, while the point at X = T/2 (see Figures 2-11 and 2-12)
corresponds to the situation where the estimated clock produces data detector outputs
at the mid-bits rather than at the desired between-bits. Stated another way, if
bit synchronization is done at twice the bit rate and then divided by 2, a clock
phase ambiguity is possible.
The loop ambiguity can be resolved by using the Manchester code property that a
mid-bit transition occurs with probability one every bit time, whereas the presence
of a between-bit transition depends upon the lack of a transition in the NRZ data.
The between-bit and the mid-bit transitions can be obtained directly from the output
of the data transition detector described in Section 2.4. The output of the data
transition detector can be sorted into two conjectured groups, namely, those having
to do with mid-bit transitions (say, I'k ) and between bit transitions (say, Ik)'
Now, Ik and I'k are random variables taking on values
1 negative going transition
,Between-bit Ik =  0 no transition
-1 positive going transition
1 negative going transition
Mid-bit I k = 0 no transition
-1 positive going transition
The absolute values Ik and I'k of these random variables are used to drive
an up/down counter in such a way that it counts up on transitions occurring at the
conjectured mid-bit transitions and down on the conjectured between-bit transitions
as shown in Figure 2-20. After L mid-bit and between-bit observations have been
counted, the count is examined, and the ambiguity is resolved as shown in Figure 2-20.
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Figure 2-20. Manchester Bit Timing Ambiguity Resolution
For design purposes, it is desirable to know the probability of incorrect
ambiguity resolution as a function of the number of bits of integration for Eb/No
-5 dB. Figure 2-21 illustrates the probability of incorrect ambiguity resolution
PI obtained from
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versus n = log 2 L for Eb/No = -5 dB and data transition densities of 2 pq = 0.2 and
0.5, respectively. From this curve it appears that N = 214 will give a probability
of incorrect ambiguity resolution of the order of 10-10 for Eb/No = -5 dB. Higher
values of Eb/No will give even lower values for PI. For convenience, the value of L
for the ambiguity detector is chosen to be the same, then, as that for the lock
detector (214) since that integration time is also adequate in this case.
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2.7 AGC BASIS AND SOFT DECISION THRESHOLDS
The bit synchronizer derives data timing and detects each channel symbol in the
matched filter. In order to retain the most information for the convolutional de-
coder, a soft decision is made whereby the detected signal-plus-noise is quantized.
For each particular number of quantization levels and SNR there exists an optimum
value of the quantizer step size relative to the detected signal and noise (optimum
in the sense of providing the most useful information to the decoder). Over the
operating range of Eb/No for the bit synchronizer, the optimum thresholds are nearly
constant relative to the noise. This it is desirable to AGC the input to the bit
synchronizer on noise alone. However, because of the large prediction bandwidth,
a noncoherent AGC on the signal-plus-noise gives comparable performance and is far
easier to implement. Thus it is the selected means of AGC.
This section presents the optimum soft decision thresholds as a function of SNR
and computes the system degradation associated with the use of either coherent or
noncoherent AGC. The degradation for noncoherent AGC is negligible at low SNR
where performance is critical. At high Eb/No (10 dB), the degradation in system
performance reaches 0.25 dB for 8 level soft decisions but is still negligible for
32 levels.
2.7.1 Analysis of The Soft Decision Process
The AGC and soft decision process in the bit synchronizer is modeled in
Figure 2-22. The input is a Manchester coded data signal in white Gaussian noise.
The energy per bit is denoted by Eb. The noise has one sided power spectral
density No and has been prefiltered at 10 times the data bandwidth. The AGC gain,
G, holds the signal constant in the coherent mode and the signal plus total noise
constant in the noncoherent mode.
AGC
LPF
COHERENT
o MAGNITUDE
REF NON-
COHEENT
DETECTOR to+TI
P UTQ-ARY S IS O FT
QUANTIZER DECISIONS
to T
BIT
TIMING
BIT TIMING TRANSITION
LOOP TRACKER
Figure 2-22. Bit Synchronizer Model for AGC/Soft Decision Analysis
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The input to the soft decision quantizer, p, is a Gaussian random variable with
normalized variance a2 = 1 and mean ± v'b/N., depending upon the sign of the
transmitted data symbol. The probability density function, conditioned on the
transmission of a negative symbol, is shown in Figure 2-23 for uniform Q = 8 level
quantization. The normalized threshold spacing is defined as y. The conditional
probability of the ith level is given by the area under the curve, Ai.
I2=1 T/a=y THRESHOLD
SPACING
A 1  A2  A3  A4  5  Ag
4
2 2ES
O
Figure 2-23. P(I/1) With Q = 8 Level Quantization
There are several approaches to optimization of the threshold spacing. The
best quality criterion is the ultimate error rate out of the convolutional decoder
which can be conceptually determined by varying the threshold spacing to find an
optimum at each Eb/No. In fact, limited results on threshold optimization are
available from decoder simulations. The error rate was minimized for a K = 7,
rate = 1/2 Viterbi decoder with Q = 8 level soft decisions operating at Eb/No =
-1.5 dB by choice of a quantization threshold y = 0.54.
Alternate approaches which are more amenable to parametric analysis include
maximization of channel capacity or Rcomp, the theoretical maximum rate for
sequential decoding of convolutional codes. The quantization thresholds which
maximize each of these quality criteria as a function of Eb/No and Q have been
computed. The results of the Rcomp and capacity calculations are typified in
Figure 2-24 where Rcomp is shown for Q = 8 as a function of the normalized threshold
spacing y. The optimum value of Y is also plotted and seen to be nearly constant
with respect to the noise variance 2 (Yopt = 0.58a) which agrees exactly with
previously published results. One other curve is included for comparison, namely
the optimum curve for Y based on channel capacity (the result of maximizing over Y).
This curve in general shows a smaller optimal threshold spacing, and a tendency
to grow smaller as SNR increases.
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Figure 2-24. Rcomp vs T/a (Q = 8)
Threshold variation caused by either coherent or noncoherent AGC circuits is
shown in Figure 2-25. The design point for fixing the AGC proportionally constant
and optimizing the threshold for this example is Eb/N o = -1.5 dB, which corresponds
to a 10-4 bit error rate at the decoder output. This choice reflects anticipated
link performance for high quality Shuttle voice links with K = 7, rate = 1/3,
Q = 8 Viterbi decoding. Clearly the locus of suboptimum thresholds for noncoherent
AGC provides a better fit to both the optimum capacity and optimum Rcomp values of
y. Figure 2-25 shows the relative fit of y, altered by the noncoherent AGC, relative
to the optimum (Rcomp) for Q = 4, 8, 16, and 32. The desired point 2Es/N o = 1.5 dB.
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In order to quantitively evaluate the effect of the relative fit between the AGC
locus and the optimum y curves, calculations were run to determine the incremental
Eb/No need to raise Rcomp (or capacity) on the AGC locus to the value of optimum, y.
For the Q = 8 case, Figure 2-26 shows the degradation as a function of Eb/No, rela-
tive to the infinite quantization case. The curves are plotted for both capacity
and Rcomp, and for both coherent and noncoherent AGC. The cpacity curves show that
only 0.105 dB is lost in going from Q = - to Q = 8, while Rcomp predicts a loss of
0.157 dB. These values then degrade more as y departs from the optimum due to co-
herent and noncoherent AGC variations. The question of which values are most indic-
ative of true performance can be addressed by comparison with simulation results.
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Figure 2-26. Degradation Due to AGC (Q = 8)
Table 2-3 shows the predicted degradation due to varying y at a specific SNR,
which is to be compared with simulation results obtained by Heller and Jacobs. 1 The
fit of R omo is better than that of capacity at this SNR. Further, Odenwalder's2 sim
ulation results show;1an increase of 0.2 dB in coding gain in going from Q:= 8(y = 0.58)
to Q = 32 (y = 0.18), which agree more closely with Rcomp predictions (0.15 dB) than
the capacity prediction (0.10 dB).
Table 2-3. Degradation due to Soft Decision Quantization*
y = T/a 0.3 0.4 0.5 0.6 0.7 0.8
Predicted (Rcomp) 0.27 0.09 0.01 0.0 0.02 0.06
Predicted (capacity) 0.05 0.0 0.0 0.02 0.08 0.13
Observed (Rcomp simulation) 0.20 0.05 0.0 0.0 0.02 0.10
*Degradation (dB) at Eb/No = -1.5 dB for various values of T/o
1
Heller and Jacobs, "Viterbi Decoding for Satellite and Space Communication," IEEE
Transactions on Communication Technology, October 1971.
20denwalder, "Optimal Decoding of Convolutional Codes," PhD Dissertation, UCLA, 1970.
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Using the prediction based on Rcomp, the overall tradeoff between quantization,
threshold spacing, and AGC is presented in Figure 2-27. An additional 0.145 dB of
coding gain is predicted at a decoder BER = 10-4 by going from Q = 8 to Q = 32.
Noncoherent AGC, selected for the bit sync brassboard, is strongly preferred to
coherent AGC, resulting in up to 0.32 dB improvement at low Eb/No for Q = 8. Finally
the optimum quantization spacing yopt' for Q = 4, 8, 16, and 32 and Eb/No = -1.5 dB
are 1.017, 0.575, 0.324, and 0.181, respectively.
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Figure 2-27. Degradation Due to AGC and Quantization
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2.7.2 Soft Decision Output Formatting
Figure 2-28 depicts how the data recovery integrator (I accumulator) signal
range is mapped into the output word. (Note that the most significant bit, and even
the next MSB, of the accumulator is rarely occupied.) The AGC, in conjunction with
the A/D converter output word format, determines the range of the data accumulator
output 8. Since 32 samples are accumulated for each bit and the maximum bit value is
+15/16 before virtual scaling by 2-5, the actual output range of the bit detector is
limited to +240/256 and can assume any number in that range in multiples of 1/256.
The mean a and the standard deviation a of a are scaled by the AGC and are a function
of the synchronizer input Eb/No. Table 2-4 shows this variation versus the input Eb/No
measured in a bandwidth equal to the bit rate.
SIT SYNCHRONIZER FUNCTIONS
BIT
A CON VRTE A T IQUANTIZER
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Figure 2-28. Mapping of Data Recovery Integrator into Soft Decision Output
Table 2-4. Data Accumulator Contents
SNR Signal Noise
IN BW = Bit Rate a a
-5 0.068 0.078-
-2 0.086 0.077
0 0.107 0.076
2 0.131 0.074
4 0.0158 0.071
6 0.188 0.066
8 0.217 0.061
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The threshold T can be set at any multiple K of 2-8 (1 < K < 63) in a front panel
octal switch and thus establishes the bin width for the soft decision quantization.
Table 2-5 shows an example of how the threshold T can be selected for a design point
of Eb/No = -1.5 dB. Due to the digital implementation, the value of y obtained, yK
is close to, but not exactly equal to Yopt* As can be seen from the figure, the
percent error in selecting y increases as the number of quantization levels increases.
However, since the SNR degradation is not a particularly sensitive function for small
changes in y from the optimum, the performance loss is minimal (less than 0.1 dB for
a 15% variation).
Table 2-5. Soft Decision Threshold Selection Example
Eb/No = -1.5 dB 5 dB
K = 256T yQ T ase 256Tase K y opt % from y opt
8 0.04299 11 13 0.5580 3.0
(3 bits) 0.04675 12 14 0.6088 0.575 5.8
16 0.02344 6 06 0.3044 0.324 6.1
(4 bits) 0.02734 7 07 0.3551 9.5
32 0.01172 3 03 0.1522 0.181 16.0
(5 bits) 0.01562 4 04 0.203 12.0
The soft decision threshold values given in Table 2-5 should be optimum over the
synchronizer operating SNR range (-5 to +10 dB). Referring to Figure 2-25, it can
be noted that the threshold value required to maximize R only increases a small
fraction (approximately 10% for 8, 16, and 32 level quantization.
The final processing performed on the soft decision data estimate is associated
with the actual output binary code used to represent that estimate. Thus, the
nominal output code is offset binary, but 2's complement and three other mappings
are available.
2.8 TRANSITION FROM THE ACQUISITION TO TRACKING MODE
The brassboard synchronizer is designed to operate with two bandwidths; one for
the sync acquisition mode and one for the tracking mode. Transition from the
acquisition mode to the tracking mode constitutes the handover problem. The super-
vising signal which can be used to "switch" the bandwidth is derived from the sync
detector output. Unfortunately, switching of the loop bandwidth creates a stochas-
tic transient which can force the loop out of lock. To minimize this probability,
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it is desirable to enter the tracking mode by providing a slow reduction in band-
width in order to limit the peak phase error during the duration of the transient.
The transition from the acquisition to tracking mode is complicated by the fact that
it involves:
* Detection of sync
* Changing bandwidth and/or damping
* Narrowing window
* Resolving ambiguity
e Switching the phase detector algorithm.
The total acquisition time budget includes:
* Tac q - Time to phase and frequency lock
* TL - Time for sync indicator to indicate lock after the loop locks
* TN - Time to narrow window
* TBL - Time to narrow bandwidth
* TA - Time to resolve ambiguity
* TPD - Time to reconfigure the phase detector.
Table 2-6 illustrates the acquisition time budget for Eh/N n = -5 dB while Fig-
ure 2-29 demonstrates the acquisition to tracking handover algorithm as well as
the monitoring of lock status. Notice that the handover sequence consists of four
major steps. The configuration at each one of these steps is shown in Table 2-7.
Table 2-6. Acquisition Time Budget (at Eb/No = -5 dB)
Acquire lock with wide bandwidth,
wide window, NRZ phase detector 4.5 sec (Tacq)
Narrow window
delay > 2 loop time constants 76 msec (TN)
Measure V 76 msec
Narrow bandwidth to 20 Hz
Delay - 1 loop time constant 76 msec (TBL)
Measure V 76 msec
Resolve ambiguity and switch to
Manchester phase detector 76 msec (TA, TpD)
Check V 76 msec
Delay 76 msec
Total 5.1 sec
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Table 2-7. Configuration of Each Step of the
Handover Sequence
Sequence Steps Bandwidth Window Width Phase Detector
Initial acquisition Wide Wide (1/2) 2R/NRZ/DTTL
Wideband acquisition Wide Narrow (1/4) 2R/NRZ/DTTL
Narrowband acquisition Narrow Narrow 2R/NRZ/DTTL
Tracking Narrow Narrow Manchester/DTTL
There are two basic questions associated with this switching sequence. The first
has to do with when to switch or proceed to the next step and the second, after the
step is performed, what is the probability that it will remain in lock? As already
mentioned, the sync detector output can be used to make the initial decision for
switching to begin and the probability of false dismissal and false alarm can be
made on the order of'10- 14 at Eb/No = -5 dB by integrating 214 samples of the sync
detector output.
The question of whether the bit synchronizer remains in lock is formidable to
answer from analysis because it represents a characteristically nonlinear problem;
however, it is noted that the main causes of loss of lock will be due to the
stochastic transient introduced by switching of the loop parameters. The effect has
been minimized by the introduction of the integrator at the output of the phase
detector.
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3. MECHANICAL DESIGN DESCRIPTION
Details of the Shuttle bit synchronizer brassboard are presented in Figures 3-1,
3-2, and 3-3. The drawer consists of a frame containing 18 boards upon which are
plugged in components mounted on component carriers and IC packages. The majority
of interconnections between components are formed using wire wrap. The low power
dissipation requires no special cooling. Dust covers, both top and bottom, are pro-
vided to protect the circuitry from any accidental damage and to protect users from
electrical shock. High voltages are insulated against possible contact in normal
maintenance. With the dust covers removed, easy access is provided to both the top
and bottom of the circuit boards. The size of the unit is 19 inches wide, 5-1/2
inches high, and 19 inches deep.
The frame is partitioned into 10 modules (Figure 3-4). Each module consists of
one or more 2-1/2 by 4 inch circuit boards. The majority of these boards use wire
wrap interconnections. In areas where high frequencies exist or isolation is needed,
the integrated circuits and components are soldered on a printed circuit board and
interconnected with soldered wires. The total number of IC's used is 272.
The prime power, a 115 volt ac 60 Hz source, is switched by the back-illuminated
POWER ON push button switch located on the front panel. This provides power to the
two internal regulated power supplies which produce +5 volts dc and +10 volts dc.
The total regulated power consumed by the unit operating under nominal signal and
temperature conditions is 10.3 watts.
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BIT RATE (3) - SELECTS DETECTED ATA - THREE THUMBWHEEL SWITCHES
72 KBPS, 216 KBPS, FOR THE SELECTION OF THE SOFT DECISION FORMATS
OR AN EXTERNALLY
DERIVED BIT RATE. ON FORMAT (4) WORD LENGTH (5) THRESHOLDEXTERNAL, THE EXTERNAL SPACING (6)
CLOCK,SUPPLIED THROUGH
INPUT SOURCE (2) - SELECTS AN INPUT A BACK PANEL CONNECTOR,TO THE BIT SYNCHRONIZER FROM MUST BE A SQUARE WAVE /
EITHER THE A OR B PAIR OF AT A FREQUENCY OF 256
INPUT CONNECTORS OR FROM TIMES THE BIT RATE RESET 7) - A PUSH BUTTON THAT
AN INTERNALLY GENERATED SUITABLE FOR DRIVING RESETS THE NCO AND LOOP FILTER
216 KBPS SELF TEST SIGNAL. A TTL GATE. ACCUMULATORS TO ZERO.
MONITOR (8)- A
CONTROL MODE (1) - ALLOWS EITHER REMOTE VOLMETER THAT DISPLAYS
CONTROL (VIA BACK PANEL CABLE THE FOUR POWER SUPPLY
CONNECTOR) OR LOCAL CONTROL (FROM VOLTAGES AND FIVE SELECTED
FRONT PANEL SWITCHES) OF THE SYSTEM PARAMETER MEASURES.
INPUT SOURCE, BIT RATE, AND THESE ARE Af, THE LOOP STRESS
DETECTED ATA FORMAT. (INPUT TO THE NCO); A, THE OUTPUT OF
THE PHASE DETECTOR; CAD, THE COHERENT
ESTIMATE OF SIGNAL AMPLITUDE, AMB, THE
OUTPUT OF THE AMBIGUITY DETECTOR, AND THE
AGC CONTROL VOLTAGE.
SHUTTLE 81 SYNC ON ZER
POWER (14) - ILLUMINATED AC
POWER SWITCH. :
IN SYNC (9)- A LIGHT, WHICH WHEN
ILLUMINATED INDICATES THAT THE UNIT
HAS SYNCHRONIZED TO THE DATA.
SIGNAL INPUTS (13)- TWO PAIRS0 OF FLOATING INPUTS (A AND B)
SELECTED BY THE INPUT SOURCE
SWITCH.
OUTPUT CLOCKS (12) - CLOCK OUTPUTS DETECTED ATA (11) - SIX SYNC STATUS (10)- A TTL OUTPUT
HAVING PHASES AT 0 ° , 90*, 180-, TTL OUTPUTS, 5 OF WHICH ARE REPRESENTING THE SAME INFORMATION AS
AND 270* RELATIVE TO THE DATA. THE SOFT DECISION OUTPUTS AS DISPLAYED ON THE IN SYNC LIGHT BUT
DEFINED BY THE DETECTED ATA SUITABLE FOR DRIVING A 500 LOAD.
THUMBWHEEL SWITCHES AND ONE OF
WHICH IS A REPLICA OF THE HARD
LIMITED NRZ DATA ESTIMATE. ALL
SIX CAN DRIVE 501 LOADS.
Figure 3-1. Front Panel Controls, Indicators, and Connectors
REMOTE MODE CONTROL
A 3 AMPERE CONNECTOR (18)
FUSE A CONNECTOR FOR
(BUS F02A INTERFACE TO TEST
OR SET OR OTHER
EQUIVALENT). CONTROLLING
EQUIPMENT. THE
CONNECTOR IS A
7419E DEUTSCH
460-14-19PW-3005.
POWER CONNECTOR (15)
115 VAC THREE WIRE
PLUG WHICH IS EXTERNAL CLOCK (17)
GROUNDED TO THE A CLOCK INPUT AT
CHASSIS. ALL OF 256 TIMES THE BIT
THE CIRCUITRY IS RATE FOR USE
GROUNDED TO A WHEN "EXTERNAL
SEPARATE AND REFERENCE" IS
ISOLATED EXTERNAL SELECTED ON THE
GROUND POINT. FRONT PANEL.
Figure 3-2. Back Panel Connectors
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L SCALER (8A - Z4)
SEQUENCER OVERRIDE
(IB - Zl9)
LOCK DETECTOR THRESHOLD
(1A- Z18, Z24)
INTERNAL SWITCHES
INTERNALLY THERE ARE THREE SETS OF SOCKET LOCATIONS WHICH HAVE PREWIRED COMPONENT CARRIERS
INSERTED BUT WHICH CAN BE REPLACED WITH DUAL-INLINE-PACKAGE SWITCHES (AMP 7419 OR EQUIVALENT)
IF DESIRED. THE FUNCTIONS CONTROLLED INCLUDE THE ACQUISITION AND TRACK MODE BANDWIDTH
SELECT SWITCHES (I AND L SCALERS), LOCK DETECTOR THRESHOLD, AND THE ACQUISITION SEQUENCER OVERRIDE.
I AND L SCALER SWITCHES (18)
THERE ARE TWO ROCKER ACTIVATED DIP SWITCHES WHICH CONTAIN 8 INDEPENDENT SPST SWITCHES. SWITCHES 1
THROUGH 4 CONTROL THE SCALER DURING TRACK AND SWITCHES 5 THROUGH 8 CONTROL THE SCALERS DURING
ACQUISITION. I AND L SCALERS ARE USED TO ADJUST THE GAINS 2-1 AND 2-L OF THE INTEGRATED AND LINEAR
TERMS OF THE LOOP FILTER.
SEQUENCER OVERRIDE (19)
THIS SET OF SWITCHES IS PROVIDED TO INTERUPT THE NORMAL FLOW OF THE ACQUISITION SEQUENCE.
LOCK DETECTOR THRESHOLD (20)
USED TO SET THE LOCK DETECTOR THRESHOLD FOR OPTIMUM DETECTION PROBABILITY. THE TWO SETISLOF DIP
SWITCHES ALLOW THE THRESHOLD SETTING RESOLUTION TO 16 BINARY DIGITS, IN A 2'S COMPLEMENT
REPRESENTATION. THE SWi 2H ON POSITION REPRESENTS AN "O" AND THE "OFF" POSITION REPRESENTS A "1".
Figure 3-3. Internal Switches
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Figure 3-4. Top View of Module Partitioning
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4. PERFORMANCE
4.1 PERFORMANCE SPECIFICATIONS
The performance of the bit synchronizer is evaluated in this section with
respect to both the acquisition and tracking modes. In the acquisition mode, the
specification of interest is the acquisition time which necessitates knowing the
loop parameters BL and , and also the optimal sync detector threshold. To deter-
mine these quantities, the phase detector gain as well as the sync and ambiguity
detector probabilities (of false lock and false dismissal) must be known. In the
tracking mode the specifications of interest are phase jitter (of the recovered
clock) and the bit error rate (BER). The BER is evaluated by comparing the actual
value against the theoretical and determining the signal-to-noise ratio (Eb/No) of
that value. BER degradation is then the difference, in dB, between the actual value
of the input Eb/NO and the equivalent detected value of Eb/No.
In all the measurements discussed above, several parameters affect the measured
performance. These include NRZ data transition density (T.D.), offset frequency
(doppler), input phase jitter, baseline variation, and, of course, the value of
Eb/No. Thus measurements and theoretical data are obtained, when practical and
meaningful, as functions of these parameters.
4.2 TEST SET
In order to obtain the variety of performance data indicated above, a test set
has been designed and supplied with the brassboard as shown in Figure 4-1. It is
discussed in detail in the test set document and so will not be discussed here.
It is sufficient to say that it, along with its associated commercial test equip-
ment, is capable of supplying a stable signal (signal plus noise) to the bit sync
over the range of values of Eb/No of -5 to + -. The basic accuracy of the value
of Eb/No has been determined to be + 0.3 dB.
4.3 COMPARISON OF EXPERIMENTAL AND THEORETICAL RESULTS
Prior to evaluating the performance of the unit as a bit synchronizer, measure-
ments on several portions of it need to be made. These include the AGC - A/D converter
ments on several portions of it need to be made. These include the AGC - A/D con-
verter, the phase detector, and the sync and ambiguity detector. From that informa-
tion, meaningful results can be obtained for the performance of the entire bit
synchronizer.
4.3.1 AGC - A/D Converter Tests
The analog front end of the bit synchronizer brassboard, consisting of the input
conditioning, AGC, and A/D converter, is best characterized by two tests. The first is
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Figure 4-1. Test Set Block Diagram
second is a noise power ratio (NPR) test. The results of the loading tests are shown
in Figure 4-2. Notice that the AGC control was not exercised over its specified in-
put range of 0.5 to 5 V rms. This is due to the inability of the test set to generate
such levels. However, the linearity display at Eb/N , such as + - indicates that the
AGC will, in fact, meet the required tolerance of +0.1 dB. The difference in loading
between high values of Eb/N , such as + -, and at those in the specified operating
range (-5 to +7 dB) arises because of the use of an absolute value detector in the
AGC rather than a true rms detector. However, such loading variations occur only at
higher values of Eb/No where they do not affect either the bit synchronizer or the
convolutional decoder performance.
0.43 -
0.38
0 = E/No =+
O = EbNo =+7 dB
O A = ENo = -5 dB
U
0.30
I UPPER LIMIT
-- - - 1 - - - - -
0.27 - I LOWER LIMIT I
I I I I I I l I I I I I I I I
0.1 0.5 1.0 5 10
RMS INPUT VOLTAGE (V)
Figure 4-2. AGC Control
This second test uses a "notched" bandlimited noise (at a bandwidth of one-half
the A/D sampling rate) as input to the AGC. Measurement of the D/A converted output
of the A/D with a narrowband filter centered at the original notch yields a measure
of the total distortion of the two units. For comparison, theoretical results have
been obtained for the case of a 4-bit A/D and D/A converter. Table 4-1 presents the
results of NPR tests upon the bit synchronizer's AGC and A/D.
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Table 4-1. Noise Power Ratio Test Results
Input Level Optimal Loading NPR
Measured Predicted* Measured Predicted*
0.5 V(rms) 0.287 V(rms) 0.283 V(rms) 19.5 dB 19.3 dB
4.0 0.300 0.283 20.5 19.3
5.0 0.290 0.283 20.0 19.3
* TRW Memo 7132.25-04, D. J. Secor "A/D Performance on Baseband and IF
Gaussian Processes."
4.3.2 Phase Detector Characteristics
The phase detector is best characterized by observing its output as a function
of normalized phase offset, X. From such graphs, K, the slope at the lock point,
as well as other properties, can be obtained. Figures 4-3a, b, and c show a set of
curves at three different values of Eb/No and three different transition densities,
for the twice bit rate NRZ phase detector as used while the unit is acquiring the
signal. The slope at X = 0, i.e., the gain of the phase detector is tabulated in
Table 4-2 for all cases. Shown in Figures 4-4a, b, and c and Table 4-3 are the
phase detector curves for the Manchester phase detector as used in the tracking mode.
Table 4-2. Twice Rate NRZ Phase Detector Gain
Signal-
to-Noise +7 dB 
-5 dBRatio
Transition .Theo- Experi- Theo- Experi- Theo- Experi-
Density retical mental retical mental retical mental
10 percent 1.078 1.175 0.682 0.856 0.073 0.121
50 percent 0.850 0.910 0.539 0.607 0.0576 0.069
90 percent 0.624 0.642 0.394 0.414 0.042 0.037
Table 4-3. Manchester Phase Detector Gain
Signal-
to-Noise
Ratio +7 dB -5 dB
Transition Theo- Experi- Theo- Experi- Theo- Experi-
Density retical mental retical mental retical mental
10 percent 1.08 1.14 0.754 0.87 0.102 0.158
50 percent 0.850 0.848 0.588 0.67 0.0792 0.121
90 percent 0.622 0.63 0.43 0.46 0.058 0.074
4-4
PHASE DETECTOR: NRZ
WINDOW: 0.5
0.4 N 
0
TRANSITION
1 DENSITY: 90%-
o 50% .. -
-1/2 -/4 1/4
PHASE RROR, /
a) Eb/N =/7
0.
0. EbNo .7
--G A P E
-0.1
4 PHASE RROR, 1.
b) Eb/N = dB
PHASE DETECTOR: sZ
WINDOW: 0.5E/N -5
0.05 \
O '
P -I
I
-0.1 ORIGINAL PAGE
PHPHASE ERROR, OF POORROR
b) Eb/No 7 dB
-5
.OD 0\
0D.
-1/ -14OIIA AEk
PHS RO / FPO ULT
c) Eb/O -5 d
Figur 4-3 RZPaeDtcovsNrize hs ro
4-5
PHASE DETECTOR: MANCHESTER
WINDOW: 0.25
0.2
TRANSITION
DENSITY
-/4 -1/2 -/4 1/4
PHASE RROR A
a) Eb/N o =  DO
PHASE DETECTOR: MANCHESTER
WINDOW: 0.25
E No '5 D DENSITY: 90% / \
/,0 //
-0.020
-1/2 -1/4 0 1/4
PHASE RROR, A
b) Eb/No = 7 dB
PHASE DETECTOR: MANCHESTER
WINDOW: 0.25
-TRANSITION /0, 0 DENSITY : I90%-
I1 \ 0%
- 0.021 10
- /2 -4 /4
c) o -5 dB
Fiur 4-. M nhse eetrvsN raie hs ro
TRW
SYSTEMS GROUP
Notice that the NRZ phase detector has two stable lock points (i.e., positive
slope and zero value) at X = 0 and -1/2. These correspond to the proper and
ambiguous lock points common in any Manchester encoded system. The ambiguous point
is detected in and corrected by the ambiguity detector discussed in Section 4.3.3
and thus this point presents no problem. On the other hand, the Manchester phase
detector has the stable lock point at A = 0 and two additional stable points in the
range -3/4 A to -1/4 X whose existence and location are dependent upon transition
density and signal-to-noise ratio. Thus the Manchester phase detector is not usable
as an acquisition mode phase detector. However, comparison of the slopes of the
two-phase detectors indicates that the Manchester phase detector has a higher value
at the threshold condition, and its value does not vary as much over the range of
parameters as does the slope of the NRZ phase detector. Thus, the resulting varia-
tions in BL and over that range are less. A set of curves is shown in Figures 4-5a
and b showing the theoretical variation in phase detector gains as a function of the
phase detector type, the transition density, and Eb/No. Notice that the range is
approximately 33:1 and 25:1 for the NRZ and Manchester phase detectors, respectively.
An inherent property of both of the phase detectors is that there is an Eb/No
dependent dc shift of their curves whose magnitude is on the order of a least
significant bit. Uncorrected, this can prevent the unit from acquiring at -5 dB.
The adder on the output of the phase detector is used to compensate this offset.
Because of the increase in slope of the phase detector curves at higher values of
Eb/No, the added offset does not reflect itself in a phase offset at those points.
TRANSITION TRANSITIONDENSIT DENSITY
100% /0/
(A) TWICE RATE NRZ (B) MANCHESTER
-6 -2 2 6 10 14 18 22 -6 -2 2 6 10 14 18 22
SIGNAL-TO-NOISE RATIO (BNo) SIGNAL-TO-NOISE RATIO (ENo)
Figure 4-5. Normalized Phase Detector Gain
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4.3.3 Sync and Ambiguity Detector Performance
An experimental sync detector normalized phase error curve is shown in Fig-
ure 4-6 for the case of 0 percent and 100 percent transition density and Eb/No =
+7 dB. Notice that the peak values occur at X = 0 and X = -1/2, and that the ratio
of the peak value at X = 0 for the two transition densities is 2, exactly as pre-
dicted in the discussion of the lock detector in Section 2.5. In order to further
evaluate the lock detector, the optimal threshold must be determined and then the
probability of false acquisition (PFA) and false dismissal (PF) measured or predicted.
The latter approach is taken since the probabilities involved are less than 10-8 and,
as such, are unmeasurable. In order to determine the threshold, a set of random
samples of the sync detector output was obtained for an integration time of 214 bit
times and their mean and variance computed. From this information, the optimal
threshold was determined to be 120 for PFA = PF = 10-13 . The conditions under which
the two sets of data were taken are as follows: (1) Eb/ Ao = -- dB and (2) Eb/No =
-5 dB, transition density = 90 percent. The results are tabulated in Table 4-4.
The ambiguity detector whose transfer curve is shown in Figure 4-7 for 100 per-
cent transition density and Eb/No of -, +7 dB, and -5 dB, is experimentally evaluated
in the same way as the lock detector in that the mean and variance of the output of
the ambiguity detector are computed for the case of Eb/No at -5 dB and a transition
density of 50 percent as shown in Table 4-5. Since the optimal threshold is zero, it
is necessary only to predict the probabilities of false dismissal of ambiguity, PF'
and of false acquisition of ambiguity, PFA' These were found to be less than
10-42
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Table 4-4. Sync Detector Threshold
Statistical Measurements
Signal Conditions
Mean Variance
Eb/No T.D.
-0 
-- 3.9 260
-5 90% 243 298
II I
C; T T
indino 1o03130 3SVHd
Figure 4-6. Sync Detector vs Normalized Phase Error
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Table 4-5. Ambiguity Detector
Statistical Measurements
Signal Conditions
Mean Variance
Eb/N °  T.D. Lock Point
-5 50% 0 312 518
-5 50% -180 -311 462
0.6
0.4
/ \
0.2
/ \
/ \0 / ....- .. *.- "..-.
Eb/No= -5 "" ... \
-0.2 /
+7 /
\\/
\ /
-0.4
-3/4 -1/2 -1/4 0 1/4 1/2
PHASE ERROR, X
Figure 4-7. Ambiguity Detector vs Normalized Phase Error
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4.3.4 Acquisition Time
A very important measure of a bit synchronizers performance is that of acquisi-
tion time, especially for the worst case condition of low Eb/No and high frequency
offset. For the sake of discussion, the average acquisition time, TA, is defined as
the mean time from the application of the Manchester encoded data to the time at
which the sync indication indicates synchronization has occurred. Prior to the
application of the data, a noise-only signal is applied to the bit sync, and all
memory in the unit is preset to zero.
Figure 4-8 represents a plot of measured -A versus Eb/No for various values
of the NRZ transition density (TD). In addition, a straight line through the speci-
fication limit points of -5 dB and +7 dB are demonstrated. This figure illustrates
the fact that synchronizer performance is well within the specification for various
values of NRZ transition density and signal-to-noise ratios.
MEAN ACQUISITION TIMETA
10- AS A FUNCTION OF
9 - SIGNAL-TO-NOISE RATIO8 -
7-
6-
.4
ACQ: 1=9 L=-2 D= 16
.3 TRK: 1=17L 2 D= 16
LOCK INDICATOR THRESHOLD = 120NRZ TRANSITION DENSITY= T.D.
.2- FREQUENCY OFFSET - 108
10 SAMPLE AVERAGE; SPECIFICATION
LIMIT APPLIES TO MEDIAN0 .1 I I I I
-7 -5 -3 -1 0 +1 3 +5 +7
SIGNAL- TO- NOISE RATIO E/No (dB)
Figure 4-8. Mean Acquisition Time as a Function of Eb/N°
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In evaluating the figures, it should be kept in mind that a fixed interval of
0.4 to 0.6 seconds is required between the time the clock tracking loop has acquired
the signal (in the wideband acquisition mode) and before the lock indicator detects
this fact and sequences the loop configuration into the tracking mode. Thus the mini-
mum acquisition time shown in the figures consists almost entirely of system overhead
time. In any event, the mean acquisition time satisfies the specification by a factor
of 2 to 5 over the range of interest of the various parameters. The results seem to
indicate that the acquisition time grows rapidly in the vicinity of -5 dB. In fact,
theory has predicted a mean acquisition time of 2 seconds for a Eb/No of -5 dB and
transition density of 50 percent, while a few milliseconds are required at +7 dB
for 50 percent transition density. At -5 dB, the acquisition bandwidth chosen for
theoretical calculations was 540 Hz with a doppler frequency of 108 Hz assumed.
However, the actual bandwidth used is 200 Hz.
Figure 4-9 demonstrates the mean acquisition time versus frequency offset 'Dr
the design point Eb/No of -5 dB and various transition densities. Although theory
would say that TA versus Af is symmetric about Af = 0, there is slight asymmetry
being demonstrated for TD = 90 percent. This is probably due to the fact that too
few a number of samples were taken in obtaining the statistical estimate for TA;
i.e., at low SNR the variance of TA for 10 samples is appreciable and is transition
density dependent. Also there may be residual dc offset in the loop due to the
phase detector. In addition, the increase in TA as a function of increasing tran-
sition density is in agreement with theoretical predictions. This is due to the
fact that the bandwidth narrows as transition density increases; therefore a longer
acquisition time is required for a given Eb/No and frequency offset.
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Figure 4-9. Mean Acquisition Time as a Function of Offset Frequency
4.3.5 Loop Parameters
The theoretical values of loop noise bandwidth (B ) and loop damping (E) have
been calculated and measured, and the results are shown in Figures 4-10 and 4-11.
Notice that, for the acquisition mode, the two estimates track but differ by a
fixed ratio.
A problem arose in measuring the loop parameters at low values of Eb/N in the
acquisition mode due to random phase jitter present in the loop. Any additional
excitation which is necessary to measure BL and invariably causes the loop to break
lock. More work needs to be performed to define measurement techniques under these
conditions.
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4.3.6 Phase Jitter
The experimental and theoretical rms phase jitter as a function of Eb/No and
acquisition or track mode is shown in Figure 4-12. It can be seen that the unit
meets the specified value of 1 percent rms phase jitter at -5 dB. Because of the
chosen implementation of the numerically controlled oscillator, a minimum value of
phase jitter of 0.1 percent will be present even at very high values of Eb/No and
this effect accounts for the deviation from theoretical that is present.
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Figure 4-12. Phase Jitter
4.3.7 Bit Error Rate
Bit error rate (BER) is the means by which the bit synchronizer is evaluated
while in the tracking mode. The optimum theoretical performance of the unit is a
well known tabulated function and is plotted versus Eb/No in Figure 4-13. The
difference between the Eb/No that is present at the input and the equivalent value
of Eb/No for the measured error rate is defined as the BER degradation. Parameters
that can contribute to this degradation include band limiting of the input signal,
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Figure 4-13. Bit Error Rate
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finite sampling rate, finite quantization phase jitter (and hence transition den-
sity), and baseline variation and frequency offset. Four curves are shown in Fig-
ure 4-14 showing degradation versus Eb/No for the parameters transition density,
frequency offset, baseline variation, and input phase jitter. In the case of curves
b and c, these parameters result in no measureable change in degradation as they
are varied. Figure 4-15 shows the computed theoretical degradation for a bit syn-
chronizer corresponding to Figure 4-14a. At +10 db Eb/No and a transition density
of 90 percent, the experiment data indicates no degradation, while the theoretical
prediction is 0.14 dB. It appears that there is about 0.1 dB bias in the setting
of the Eb/No in the test set. In general, there is good agreement between the deg-
radation predicted from theory and the experimental data.
The specification of the bit synchronizer brassboard is that the maximum degra-
dation shall be less than 0.8 dB. An error budget showing predicted degradations
is shown in Table 4-6.
Table 4-6. Bit Synchronizer Data Degradation Budget
Eb/No = -5 dB Eb/No = +10 dB
Parameter TD Degradation (dB) Degradation (dB)
100% 0.20 0.20
Filtering (BT = 10) 50% 0.15 0.15
and 32 Samples Per Bit
0% 0.10 0.10
Quantization (amplitude) 4-bits 0.033 0.06
100 percent baseline variation 0.001 0.012
Jitter at -5 dB
1 % input 3.60
Loop 3.60 RSS 5.30 0.15 0.08
NCO 1.50
5.3' = 0.1
2.70 = 0.05
Jitter at + 10 dB
1 % input 3.60
Loop 1.60 RSS 4.20
NCO 1.50
100% 0.38 0.40
Total degradation 50% 0.32 0.35
0% 0.28 0.30
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Figure 4-14. Bit Error Rate Degradation vs Signal-to-Noise Ratio (Eb/No)
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Figure 4-15. Bit Error Rate Degradation vs Phase Jitter
4.3.8 Combined Operation of Bit Synchronizer - Convolutional Decoder
Although not part of the contract requirements, the bit synchronizer brassboard
has been operated with an eight-level convolutional decoder (rate 1/3, constraint
length = 7). The acquisition time performance is comparable to the bit synchronizer
alone, as the decoder acquires well within the sync detection sequencing time. The
BER performance of the combined units is shown in Figure 4-16 where the theoretical
performance of the decoder is that obtained in a simulation for a rate 1/3 code.
The energy per information bit (Eib) is three (4.8 dB) times greater than the energy
per bit. Thus the two scales shown on the figure differ by the 4.8 dB factor. The
data points that are on the ideal curve were taken with the input 3-bit words having
true Gaussian statistics, whereas the experimental data points obtained with the bit
synchronizer brassboard have a degradation of 0.6 dB. The additional degradation over
that of the bit sync, which is about 0.3 dB, is thought to be due to the bit sync soft
decision output having non-Gaussian statistics.
Table 4-7 shows the actual degradation over the measurable range. Note that no
simulation results are available for the low SNR region, and comparison is impossible.
Table 4-7. BER Degradation of Combined Bit
Synchronizer - Convolutional Decoder
SNR
BER
Eb/No Eib/No Degradation
0 4.8 0.8
-0.5 4.3 0.8
-1 3.8 0.7
-1.5 3.3 0.7
-2.0 2.8 0.67
-2.5 2.3 0.65
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Figure 4-16. Bit Error Rate Performance
of Combined Bit Synchronizer-.
Convolutional Decoder
4-20
